L1 Cache and TLB Enhancements to the RAMpage Memory Hierarch(8)

Abstract. The RAMpage hierarchy moves main memory up a level to replace the lowest-level cache by an equivalent-sized SRAM main memory, with a TLB caching page translations for that main memory. This paper illustrates how more aggressive components higher

sizesmore